

www.ti.com

SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

Configurable Multiple-Function Gate

Check for Samples: SN74LVC1G57

FEATURES

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.3 ns at 3.3 V
- Supports Down Translation to V_{CC}
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION


This configurable multiple-function gate is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G57 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and noninverter. All inputs can be connected to V_{CC} or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.


SCES4140-NOVEMBER 2002-REVISED DECEMBER 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	Fund	ction T	able
	INPUTS	i	OUTPUT
ln2	ln1	In0	Y
L	L	L	Н
L	L	Н	L
L	Н	L	н
L	Н	Н	L
Н	L	L	L
Н	L	н	L
Н	Н	L	н
Н	Н	Н	Н

Logic Diagram (Positive Logic)



Function Selection Table

LOGIC FUNCTION	FIGURE NO.
2-input AND	Figure 1
2-input AND with both inputs inverted	Figure 4
2-input NAND with inverted input	Figure 2, Figure 3
2-input OR with inverted input	Figure 2, Figure 3
2-input NOR	Figure 4
2-input NOR with both inputs inverted	Figure 1
2-input XNOR	Figure 5



SN74LVC1G57

SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

www.ti.com

Logic Configurations




Figure 1. 2-Input AND Gate




Figure 3. 2-Input NAND Gate With Inverted B Input




Figure 5. 2-Input XNOR Gate




Figure 2. 2-Input NAND Gate With Inverted A Input




Figure 4. 2-Input NOR Gate

SCES4140-NOVEMBER 2002-REVISED DECEMBER 2013

NSTRUMENTS

ÈXAS

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range ⁽²⁾		-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-im	pedance or power-off state ⁽²⁾	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high or	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current			±50	mA	
	Continuous current through V _{CC} or GND			±100	mA	
		DBV package		165		
0	$\mathbf{D}_{\mathbf{r}}$ also so the end of the end of the end of (4)	DCK package		259		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DRL package		142	°C/W	
		YZP package		123		
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
V	Operating		1.65	5.5	V	
V _{CC}	Supply voltage	Data retention only	1.5		v	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V_{CC}	V	
	V _{CC} = 1.65 V V _{CC} = 2.3 V			-4		
I _{OH}				-8		
	High-level output current	$V_{CC} = 3 V$		-16	mA	
		V _{CC} = 5 V		-24		
		$V_{CC} = 4.5 V$				
		$V_{CC} = 1.65 V$		4		
		$V_{CC} = 2.3 V$		8		
I _{OL}	Low-level output current	N 2V		16	mA	
	$V_{CC} = 3 V$			24		
		$V_{CC} = 4.5 V$		32		
T _A	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	N	-40°	C to 85°C	-40°	–40°C to 125°C			
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	MIN	TYP ⁽¹⁾ MAX	UNI		
		1.65 V	0.79	1.16	6 0.79	1.16			
V _{T+}		2.3 V	1.11	1.56	5 1.11	1.56			
Positive-going input		3 V	1.5	1.87	' 1.5	1.87	V		
threshold voltage		4.5 V	2.16	2.74	2.16	2.74			
		5.5 V	2.61	3.33	3 2.61	3.33			
		1.65 V	0.35	0.62	2 0.35	0.62			
V _{T-}		2.3 V	0.58	0.87	0.58	0.87			
Negative-going input		3 V	0.84	1.19	0.84	1.19	V		
threshold voltage		4.5 V	1.41	1.9) 1.41	1.9			
		5.5 V	1.87	2.29	1.87	2.29			
		1.65 V	0.3	0.62	2 0.3	0.62			
		2.3 V	0.4	0.8	3 0.4	0.8	1		
ΔV _T Hysteresis (V _{T+} – V _T _)		3 V	0.53	0.87	0.53	0.87	V		
Tysteresis (v _{T+} − v _{T−})		4.5 V	0.71	1.04	0.71	1.04			
		5.5 V	0.71	1.1	0.71	1.11			
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1.2				
V _{OH}	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		1.9		v		
UT	I _{OH} = -16 mA	2.1/	2.4		2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2.3		2.3				
	I _{OH} = -32 mA	4.5 V	3.8		3.8				
	I _{OL} = 100 μA	1.65 V to 5.5 V		0.		0.1			
	I _{OL} = 4 mA	1.65 V		0.45	5	0.45			
Voi	I _{OL} = 8 mA	2.3 V		0.3	3	0.3	v		
0L	I _{OL} = 16 mA	e. V.		0.4	t I	0.45			
$\mathbb{V}_{OH} = -100 \mu A = \frac{5.5 \vee}{V} = 0.71 = 1.11 = 0$ $\mathbb{V}_{OH} = -4 \mathrm{mA} = 1.65 \vee 1.52 = V_{CC} - 0.1 = V_{CC} - 4$ $\frac{1_{OH} = -4 \mathrm{mA}}{1_{OH} = -4 \mathrm{mA}} = 2.3 \vee 1.9 = 0$ $\frac{1_{OH} = -38 \mathrm{mA}}{1_{OH} = -24 \mathrm{mA}} = \frac{2.3 \vee}{3 \vee} = \frac{2.4}{2.3} = 0$ $\frac{1_{OH} = -32 \mathrm{mA}}{1_{OH} = -32 \mathrm{mA}} = 4.5 \vee 3.8 = 0$ $\frac{1_{OL} = 100 \mu A}{1_{OL} = 100 \mu A} = \frac{1.65 \vee 105.5}{V} = 0.1 = 0$ $\frac{1_{OL} = 4 \mathrm{mA}}{1_{OL} = 100 \mu A} = \frac{1.65 \vee 105.5}{V} = 0.1 = 0$ $\frac{1_{OL} = 4 \mathrm{mA}}{1_{OL} = 16 \mathrm{mA}} = \frac{2.3 \vee 0.4}{3 \vee 0.45} = 0$ $\frac{1_{OL} = 16 \mathrm{mA}}{1_{OL} = 24 \mathrm{mA}} = \frac{3 \vee 0.4}{3 \vee 0.45} = 0$	5	0.55							
		4.5 V		0.5	5	0.58			
l _l	V ₁ = 5.5 V or GND	0 to 5.5 V		±'		±1	μA		
l _{off}	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		±1()	±10	μA		
lcc	$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V		10)	10	μA		
Δl _{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 5.5 V		500)	500	μA		
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		3.5			pF		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6)

							/C1G57 o 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Any In	Y	3.2	14.4	2	8.3	1.5	6.3	1.1	5.1	ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6)

			SN74LVC1G57 -40°C to 125°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Any In	Y	3.2	16.4	2	9.3	1.5	7.3	1.1	6.1	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	$V_{CC} = 5 V$		
		CONDITIONS	ТҮР	TYP	TYP	TYP	UNIT	
C _{pd}	Power dissipation capacitance	f = 10 MHz	20	20	21	22	pF	



SN74LVC1G57

VI

0 V

٧ı

0 V

VI

0 V

VOL

VOH

≈0 V

V_{LOAD}/2

 V_{M}

– t_{PLZ}

Voi + V/

t_{PHZ}


 $V_{OH} - V_{\Delta}$

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

www.ti.com

Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND


SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

VM

t_h

Vм

N	INF	PUTS		V	•	-	N
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
$1.8~V\pm0.15~V$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6. Load Circuit and Voltage Waveforms

SCES414O-NOVEMBER 2002-REVISED DECEMBER 2013

8

Copyright © 2002–2013, Texas Instruments Incorporated

REVISION HISTORY

Changes from Revision L (January 2007) to Revision M	Page
 Added additional package options to the Ordering Information table. Added DRY and DSF packages to data sheet. 	
	<u>_</u>
Changes from Revision M (October 2011) to Revision N	Page
Removed Ordering Information table, package updates now included in Package Ordering Add	lendum 1
Changes from Revision N (April 2013) to Revision O	Page
Updated document to new TI data sheet format.	1
Updated Features.	1
Added ESD warning.	
Updated operating temperature range.	4





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G57DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA72 ~ CA7O ~ CA7R)	Samples
SN74LVC1G57DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA72 ~ CA7O ~ CA7R)	Samples
SN74LVC1G57DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CL5 ~ CLF ~ CLK ~ CLR)	Samples
SN74LVC1G57DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CL5 ~ CLF ~ CLK ~ CLR)	Samples
SN74LVC1G57DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CL7 ~ CLR)	Samples
SN74LVC1G57DRY2	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CL7 ~ CLN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G57DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G57DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G57DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G57DRLR	SOT	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1G57DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G57DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G57DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G57DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G57YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

9-Apr-2014



*All dimensions are nominal	1						1
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G57DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1G57DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G57DCKR	SC70	DCK	6	3000	205.0	200.0	33.0
SN74LVC1G57DRLR	SOT	DRL	6	4000	184.0	184.0	19.0
SN74LVC1G57DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
SN74LVC1G57DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G57DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G57DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G57YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



MECHANICAL DATA



- C. SON (Small Outline No-Lead) package configuration.
- Δ The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- 🖄 See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

TEXAS INSTRUMENTS www.ti.com

MECHANICAL DATA

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

DSF (S-PX2SON-N6)

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



- Α.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated